View CY28410-2_4117209.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CY28410-2
Clock Generator for Intel Grantsdale Chipset
Features
* Compliant with Intel CK410 * Supports Intel P4 and Tejas CPU * Selectable CPU frequencies * Differential CPU clock pairs * 100 MHz differential SRC clocks * 96 MHz differential dot clock * 48 MHz USB clocks
CPU x2 / x3 SRC x6 / x7 PCI x9 REF x1 DOT96 x1 USB_48 x1
* 33-MHz PCI clock * Low-voltage frequency select input * I2C support with readback capabilities * Ideal Lexmark Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction * 3.3V power supply * 56-pin SSOP and TSSOP packages
Block Diagram
XIN XOUT
Pin Configuration
VDD_PCI VSS_PCI PCI3 VDD_CPU PCI4 CPUT[0:1], CPUC[0:1], CPU(T/C)2_ITP] PCI5 VDD_SRC VSS_PCI SRCT[1:6], SRCC[1:6] VDD_PCI PCIF0/ITP_EN PCIF1 PCIF2 VDD_PCI VDD_48 PCI[0:5] USB_48 VDD_PCIF PCIF[0:2] VSS_48 DOT96T DOT96C VDD_48 MHz FS_B/TEST_MODE DOT96T VTT_PWRGD#/PD DOT96C FS_A USB_48 SRCT1 SRCC1 VDD_SRC SRCT2 SRCC2 SRCT3 SRCC3 SRC4-SATAT SRC4_SATAC VDD_SRC
VDD_REF REF
XTAL OSC PLL1
PLL Ref Freq
Divider Network
FS_[C:A] VTT_PWRGD# IREF
PD
PLL2
SDATA SCLK
I2C Logic
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29
PCI2 PCI1 PCI0 FS_C/TEST_SEL REF VSS_REF XIN XOUT VDD_REF SDATA SCLK VSS_CPU CPUT0 CPUC0 VDD_CPU CPUT1 CPUC1 IREF VSSA VDDA CPUT2_ITP/SRCT7 CPUC2_ITP/SRCC7 VDD_SRC SRCT6 SRCC6 SRCT5 SRCC5 VSS_SRC
56 SSOP/TSSOP
CY28410
Rev 1.0, November 20, 2006
2200 Laurelwood Road, Santa Clara, CA 95054 Tel:(408) 855-0555 Fax:(408) 855-0550
Page 1 of 16
www.SpectraLinear.com
CY28410-2
Pin Definitions
Pin No. 44,43,41,40 36,35 Name CPUT/C Type O, DIF Differential CPU clock outputs. Description
CPUT2_ITP/SRCT7, O, DIF Selectable Differential CPU or SRC clock output. CPUC2_ITP/SRCC7 ITP_EN = 0 @ VTT_PWRGD# assertion = SRC7 ITP_EN = 1 @ VTT_PWRGD# assertion = CPU2 DOT96T, DOT96C FS_A FS_B/TEST_MODE O, DIF Fixed 96-MHz clock output. I I 3.3V tolerant input for CPU frequency selection. Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications. 3.3V tolerant input for CPU frequency selection. Selects Ref/N or Hi-Z when in test mode 0 = Hi-Z,1 = Ref/N Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications. 3.3V tolerant input for CPU frequency selection. Selects test mode if pulled to VIHFS_C when VTT_PWRGD# is asserted LOW. Refer to DC Electrical Specifications table for VILFS_C,VIMFS_C,VIHFS_C specifications. A Precision resistor is attached to this pin, which is connected to the internal current reference.
14,15 18 16
53
FS_C/TEST_SEL
I
39
IREF
I
54,55,56,3,4,5 PCI 9,10 8 52 46 47 26,27 PCIF PCIF0/ITP_EN REF SCLK SDATA SRC4_SATAT, SRC4_SATAC
O, SE 33-MHz clocks. O, SE 33-MHz clocks. I/O, SE 33-MHz clock/CPU2 select (sampled on the VTT_PWRGD# assertion). 1 = CPU2_ITP, 0 = SRC7 O, SE Reference clock. 3.3V 14.318-MHz clock output. I I/O SMBus-compatible SCLOCK. SMBus-compatible SDATA.
O, DIF Differential serial reference clock. Recommended output for SATA. O, DIF Differential serial reference clocks.
19,20,22,23,2 SRCT/C 4,25,31,30,33, 32 12 11 42 1,7 48 21,28,34 37 13 45 2,6 51 29 38 17 USB_48 VDD_48 VDD_CPU VDD_PCI VDD_REF VDD_SRC VDDA VSS_48 VSS_CPU VSS_PCI VSS_REF VSS_SRC VSSA VTT_PWRGD#/PD
I/O, SE Fixed 48 MHz clock output. PWR PWR PWR PWR PWR PWR GND GND GND GND GND GND I, PU 3.3V power supply for outputs. 3.3V power supply for outputs. 3.3V power supply for outputs. 3.3V power supply for outputs. 3.3V power supply for outputs. 3.3V power supply for PLL. Ground for outputs. Ground for outputs. Ground for outputs. Ground for outputs. Ground for outputs. Ground for PLL. 3.3V LVTTL input is a level sensitive strobe used to latch the USB_48/FS_A, FS_B, FS_C/TEST_SEL and PCIF0/ITP_EN inputs. After VTT_PWRGD# (active LOW) assertion, this pin becomes a realtime input for asserting power-down (active HIGH) 14.318-MHz Crystal Input
50 49
XIN XOUT
I
O, SE 14.318-MHz Crystal Output
Rev 1.0, November 20, 2006
Page 2 of 16
CY28410-2
Table 1. Frequency Select Table FS_A, FS_B, and FS_C FS_C MID 0 0 0 1 1 1 FS_B 0 0 1 0 0 1 1 FS_A 1 1 0 0 x 0 1 CPU 100 MHz 133 MHz 200 MHz 266 MHz Hi-Z REF/2 REF/2 SRC 100 MHz 100 MHz 100 MHz 100 MHz Hi-Z REF/8 REF/8 PCIF/PCI 33 MHz 33 MHz 33 MHz 33 MHz Hi-Z REF/24 REF/24 REF0 14.318 MHz 14.318 MHz 14.318 MHz 14.318 MHz Hi-Z REF REF DOT96 96 MHz 96 MHz 96 MHz 96 MHz Hi-Z REF REF USB 48 MHz 48 MHz 48 MHz 48 MHz Hi-Z REF REF
Frequency Select Pins (FS_A, FS_B, and FS_C)
Host clock frequency selection is achieved by applying the appropriate logic levels to FS_A, FS_B, FS_C inputs prior to VTT_PWRGD# assertion (as seen by the clock synthesizer). Upon VTT_PWRGD# being sampled LOW by the clock chip (indicating processor VTT voltage is stable), the clock chip samples the FS_A, FS_B, and FS_C input values. For all logic levels of FS_A, FS_B, and FS_C, VTT_PWRGD# employs a one-shot functionality in that once a valid LOW on VTT_PWRGD# has been sampled, all further VTT_PWRGD#, FS_A, FS_B, and FS_C transitions will be ignored, except in test mode.
initialize to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface cannot be used during system operation for power management functions.
Data Protocol
The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code, as described in Table 2. The block write and block read protocol is outlined in Table 3 while Table 4 outlines the corresponding byte write and byte read protocol. The slave receiver address is 11010010 (D2h).
Serial Data Interface
To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The registers associated with the Serial Data Interface Table 2. Command Code Definition Bit 7 (6:0)
Description 0 = Block read or block write operation, 1 = Byte read or byte write operation Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be '0000000'
Table 3. Block Read and Block Write Protocol Block Write Protocol Bit 1 8:2 9 10 18:11 19 27:20 28 36:29 37 45:38 46 Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits Acknowledge from slave Byte Count - 8 bits (Skip this step if I2C_EN bit set) Acknowledge from slave Data byte 1 - 8 bits Acknowledge from slave Data byte 2 - 8 bits Acknowledge from slave Description Bit 1 8:2 9 10 18:11 19 20 27:21 28 29 37:30 38 Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits Acknowledge from slave Repeat start Slave address - 7 bits Read = 1 Acknowledge from slave Byte Count from slave - 8 bits Acknowledge Block Read Protocol Description
Rev 1.0, November 20, 2006
Page 3 of 16
CY28410-2
Table 3. Block Read and Block Write Protocol (continued) Block Write Protocol Bit .... .... .... .... Description Data Byte / Slave Acknowledges Data Byte N - 8 bits Acknowledge from slave Stop Bit 46:39 47 55:48 56 .... .... .... .... Table 4. Byte Read and Byte Write Protocol Byte Write Protocol Bit 1 8:2 9 10 18:11 19 27:20 28 29 Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits Acknowledge from slave Data byte - 8 bits Acknowledge from slave Stop Description Bit 1 8:2 9 10 18:11 19 20 27:21 28 29 37:30 38 39 Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits Acknowledge from slave Repeated start Slave address - 7 bits Read Acknowledge from slave Data from slave - 8 bits NOT Acknowledge Stop Byte Read Protocol Description Acknowledge Data byte 2 from slave - 8 bits Acknowledge Data bytes from slave / Acknowledge Data Byte N from slave - 8 bits NOT Acknowledge Stop Block Read Protocol Description Data byte 1 from slave - 8 bits
Control Registers
Byte 0:Control Register 0 Bit 7 6 5 4 3 2 1 0 @Pup 1 1 1 1 1 1 1 1 Name CPUT2_ITP/SRCT7 CPUC2_ITP/SRCC7 SRC[T/C]6 SRC[T/C]5 SRC[T/C]4 SRC[T/C]3 SRC[T/C]2 SRC[T/C]1 Reserved Description CPU[T/C]2_ITP/SRC[T/C]7 Output Enable 0 = Disable (Hi-Z), 1 = Enable SRC[T/C]6 Output Enable 0 = Disable (Hi-Z), 1 = Enable SRC[T/C]5 Output Enable 0 = Disable (Hi-Z), 1 = Enable SRC[T/C]4 Output Enable 0 = Disable (Hi-Z), 1 = Enable SRC[T/C]3 Output Enable 0 = Disable (Hi-Z), 1 = Enable SRC[T/C]2 Output Enable 0 = Disable (Hi-Z), 1 = Enable SRC[T/C]1 Output Enable 0 = Disable (Hi-Z), 1 = Enable Reserved, Set = 1
Rev 1.0, November 20, 2006
Page 4 of 16
CY28410-2
Byte 1: Control Register 1 Bit 7 6 5 4 3 @Pup 1 1 1 1 0 Name PCIF0 DOT_96T/C USB_48 REF CPU PLL Spread Percentage CPU[T/C]1 CPU[T/C]0 CPUT/C SRCT/C PCIF PCI PCIF0 Output Enable 0 = Disabled, 1 = Enabled DOT_96 MHz Output Enable 0 = Disable (Hi-Z), 1 = Enabled USB_48 MHz Output Enable 0 = Disabled, 1 = Enabled REF Output Enable 0 = Disabled, 1 = Enabled Select CPU PLL Spread Percentage 0: -0.5% Downspread 1:0.25% Centerspread CPU[T/C]1 Output Enable 0 = Disable (Hi-Z), 1 = Enabled CPU[T/C]0 Output Enable 0 = Disable (Hi-Z), 1 = Enabled Spread Spectrum Enable 0 = Spread off, 1 = Spread on Description
2 1 0
1 1 0
Byte 2: Control Register 2 Bit 7 6 5 4 3 2 1 0 @Pup 1 1 1 1 1 1 1 1 Name PCI5 PCI4 PCI3 PCI2 PCI1 PCI0 PCIF2 PCIF1 PCI5 Output Enable 0 = Disabled, 1 = Enabled PCI4 Output Enable 0 = Disabled, 1 = Enabled PCI3 Output Enable 0 = Disabled, 1 = Enabled PCI2 Output Enable 0 = Disabled, 1 = Enabled PCI1 Output Enable 0 = Disabled, 1 = Enabled PCI0 Output Enable 0 = Disabled, 1 = Enabled PCIF2 Output Enable 0 = Disabled, 1 = Enabled PCIF1 Output Enable 0 = Disabled, 1 = Enabled Description
Byte 3: Control Register 3 Bit 7 6 5 4 3 @Pup 0 0 0 0 0 Name SRC7 SRC6 SRC5 SRC4 SRC3 Description Allow control of SRC[T/C]7 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with SW PCI_STP# Allow control of SRC[T/C]6 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with SW PCI_STP# Allow control of SRC[T/C]5 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with SW PCI_STP# Allow control of SRC[T/C]4 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with SW PCI_STP# Allow control of SRC[T/C]3 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with SW PCI_STP#
Rev 1.0, November 20, 2006
Page 5 of 16
CY28410-2
Byte 3: Control Register 3 (continued) Bit 2 1 0 @Pup 0 0 0 Name SRC2 SRC1 Reserved Description Allow control of SRC[T/C]2 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with SW PCI_STP# Allow control of SRC[T/C]1 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with SW PCI_STP# Reserved, Set = 0
Byte 4: Control Register 4 Bit 7 6 5 4 3 2 1 0 @Pup 0 0 0 0 0 1 1 1 Name Reserved DOT96[T/C] PCIF2 PCIF1 PCIF0 Reserved Reserved Reserved Reserved, Set = 0 DOT_PWRDWN Drive Mode 0 = Driven in PWRDWN, 1 = Hi-Z Allow control of PCIF2 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with SW PCI_STP# Allow control of PCIF1 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with SW PCI_STP# Allow control of PCIF0 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with SW PCI_STP# Reserved, Set = 1 Reserved, Set = 1 Reserved, Set = 1 Description
Byte 5: Control Register 5 Bit 7 @Pup 0 Name SRC[T/C][7:0] Description SRC[T/C] Stop Drive Mode 0 = Driven when SW PCI_STP# asserted,1 = Hi-Z when PCI_STP# asserted Reserved, Set = 0 Reserved, Set = 0 Reserved, Set = 0 SRC[T/C] PWRDWN Drive Mode 0 = Driven when PD asserted,1 = Hi-Z when PD asserted CPU[T/C]2 PWRDWN Drive Mode 0 = Driven when PD asserted,1 = Hi-Z when PD asserted CPU[T/C]1 PWRDWN Drive Mode 0 = Driven when PD asserted,1 = Hi-Z when PD asserted CPU[T/C]0 PWRDWN Drive Mode 0 = Driven when PD asserted,1 = Hi-Z when PD asserted
6 5 4 3 2 1 0
0 0 0 0 0 0 0
Reserved Reserved Reserved SRC[T/C][7:0] CPU[T/C]2 CPU[T/C]1 CPU[T/C]0
Byte 6: Control Register 6 Bit 7 6 5 4 @Pup 0 0 0 1 Reserved REF Name REF/N or Hi-Z Select 1 = REF/N Clock, 0 = Hi-Z Test Clock Mode Entry Control 1 = REF/N or Hi-Z mode, 0 = Normal operation Reserved, Set = 0 REF Output Drive Strength 0 = Low, 1 = High Description
Rev 1.0, November 20, 2006
Page 6 of 16
CY28410-2
Byte 6: Control Register 6 (continued) Bit 3 @Pup 1 Name PCIF, SRC, PCI Description SW PCI_STP# Function 0=SW PCI_STP assert, 1 = SW PCI_STP deassert When this bit is set to 0, all STOPPABLE PCI, PCIF and SRC outputs will be stopped in a synchronous manner with no short pulses. When this bit is set to 1, all STOPPED PCI, PCIF and SRC outputs will resume in a synchronous manner with no short pulses. FS_C. Reflects the value of the FS_C pin sampled on power-up 0 = FS_C was low during VTT_PWRGD# assertion FS_B. Reflects the value of the FS_B pin sampled on power-up 0 = FS_B was low during VTT_PWRGD# assertion FS_A. Reflects the value of the FS_A pin sampled on power-up 0 = FS_A was low during VTT_PWRGD# assertion
2 1 0
Externally selected Externally selected Externally selected
CPUT/C CPUT/C CPUT/C
Byte 7: Vendor ID Bit 7 6 5 4 3 2 1 0 @Pup 0 0 1 0 1 0 0 0 Name Revision Code Bit 3 Revision Code Bit 2 Revision Code Bit 1 Revision Code Bit 0 Vendor ID Bit 3 Vendor ID Bit 2 Vendor ID Bit 1 Vendor ID Bit 0 Revision Code Bit 3 Revision Code Bit 2 Revision Code Bit 1 Revision Code Bit 0 Vendor ID Bit 3 Vendor ID Bit 2 Vendor ID Bit 1 Vendor ID Bit 0 Figure 1 shows a typical crystal configuration using the two trim capacitors. An important clarification for the following discussion is that the trim capacitors are in series with the crystal not parallel. It's a common misconception that load capacitors are in parallel with the crystal and should be approximately equal to the load capacitance of the crystal. This is not true. Description
Crystal Recommendations
The CY28410-2 requires a Parallel Resonance Crystal. Substituting a series resonance crystal will cause the CY28410-2 to operate at the wrong frequency and violate the ppm specification. For most applications there is a 300-ppm frequency shift between series and parallel crystals due to incorrect loading.
Crystal Loading
Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, the total capacitance the crystal will see must be considered to calculate the appropriate capacitive loading (CL).
Figure 1. Crystal Capacitive Clarification Table 5. Crystal Recommendations Frequency (Fund) 14.31818 MHz Cut AT Loading Load Cap Parallel 20 pF Drive (max.) 0.1 mW Shunt Cap (max.) 5 pF Motional (max.) 0.016 pF Tolerance (max.) 35 ppm Stability (max.) 30 ppm Aging (max.) 5 ppm
Rev 1.0, November 20, 2006
Page 7 of 16
CY28410-2
Calculating Load Capacitors
In addition to the standard external trim capacitors, trace capacitance and pin capacitance must also be considered to correctly calculate crystal loading. As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This means the total capacitance on each side of the crystal must be twice the specified crystal load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) should be calculated to provide equal capacitive loading on both sides.
Clock Chip
PD (Power-down) Clarification The VTT_PWRGD# /PD pin is a dual-function pin. During initial power-up, the pin functions as VTT_PWRGD#. Once VTT_PWRGD# has been sampled LOW by the clock chip, the pin assumes PD functionality. The PD pin is an asynchronous active HIGH input used to shut off all clocks cleanly prior to shutting off power to the device. This signal is synchronized internal to the device prior to powering down the clock synthesizer. PD is also an asynchronous input for powering up the system. When PD is asserted HIGH, all clocks are driven to a low value and held prior to turning off the VCOs and the crystal oscillator. PD (Power-down) - Assertion
Ci1
Ci2 Pin 3 to 6p
Cs1
X1
X2
Cs2 Trace 2.8pF
XTAL Ce1
Ce2
Trim 33pF
Figure 2. Crystal Loading Example As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This means the total capacitance on each side of the crystal must be twice the specified load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) should be calculated to provide equal capacitance loading on both sides. Use the following formulas to calculate the trim capacitor values for Ce1 and Ce2. Load Capacitance (each side) Ce = 2 * CL - (Cs + Ci) Total Capacitance (as seen by the crystal) CLe
When PD is sampled HIGH by two consecutive rising edges of CPUC, all single-ended outputs will be held LOW on their next HIGH-to-LOW transition and differential clocks must be held HIGH or Hi-Z (depending on the state of the control register drive mode bit) on the next diff clock# HIGH-to-LOW transition within 4 clock periods. When the SMBus PD drive mode bit corresponding to the differential (CPU, SRC, and DOT) clock output of interest is programmed to `0', the clock output must be held with "Diff clock" pin driven HIGH at 2 x Iref, and "Diff clock#" tri-state. If the control register PD drive mode bit corresponding to the output of interest is programmed to "1", then both the "Diff clock" and the "Diff clock#" are Hi-Z. Note the example below shows CPUT = 133 MHz and PD drive mode = `1' for all differential outputs. Figure 3 and this description is applicable to valid CPU frequencies 100, 133, 166, 200, 266, 333, and 400 MHz. In the event that PD mode is desired as the initial power-on state, PD must be asserted high in less than 10 s after asserting VTT_PWRGD#. PD Deassertion The power-up latency is less than 1.8 ms. This is the time from the deassertion of the PD pin or the ramping of the power supply until the time that stable clocks are output from the clock chip. All differential outputs stopped in a three-state condition resulting from power-down must be driven HIGH in less than 300 s of PD deassertion to a voltage greater than 200 mV. After the clock chip's internal PLL is powered up and locked, all outputs are enabled within a few clock cycles of
=
1 1 ( Ce1 + Cs1 + Ci1 + 1 Ce2 + Cs2 + Ci2
)
CL ................................................... Crystal load capacitance CLe .........................................Actual loading seen by crystal using standard value trim capacitors Ce .....................................................External trim capacitors Cs ............................................. Stray capacitance (terraced) Ci .......................................................... Internal capacitance (lead frame, bond wires etc.)
Rev 1.0, November 20, 2006
Page 8 of 16
CY28410-2
each other. Figure 4 is an example showing the relationship of clocks coming up.
PD CPUT, 133MHz CPUC, 133MHz SRCT 100MHz SRCC 100MHz USB, 48MHz DOT96T DOT96C PCI, 33 MHz REF
Figure 3. Power-down Assertion Timing Waveform
Tstable <1.8nS
PD CPUT, 133MHz CPUC, 133MHz SRCT 100MHz SRCC 100MHz USB, 48MHz DOT96T DOT96C PCI, 33MHz REF
Tdrive_PW RDN# <300 S, >200mV
Figure 4. Power-down Deassertion Timing Waveform
Rev 1.0, November 20, 2006
Page 9 of 16
CY28410-2
FS_A, FS_B,FS_C VTT_PW RGD# PW RGD_VRM
VDD Clock Gen Clock State State 0
0.2-0.3mS Delay State 1
W ait for VTT_PW RGD#
Sam ple Sels State 2 State 3
Dev ice is not affected, VTT_PW RGD# is ignored
Clock Outputs
Off
On
Clock VCO
Off
On
Figure 5. VTT_PWRGD# Timing Diagram
S1
S2 VTT_PW R G D# = Low
D elay >0.25m S
VDD _A = 2.0V
S am ple Inputs straps
W ait for <1.8m s S0 S3 VD D_A = off
P ow er O ff
N orm al O peration
VTT_PW RG D # = toggle
Enable O utputs
Figure 6. Clock Generator Power-up/Run State Diagram
Absolute Maximum Conditions
Parameter VDD VDD_A VIN TS TA TJ OJC OJA ESDHBM UL-94 MSL Description Core Supply Voltage Analog Supply Voltage Input Voltage Temperature, Storage Temperature, Operating Ambient Temperature, Junction Dissipation, Junction to Case (Mil-Spec 883E Method 1012.1) Dissipation, Junction to Ambient JEDEC (JESD 51) ESD Protection (Human Body Model) Flammability Rating Moisture Sensitivity Level Relative to VSS Non-functional Functional Functional SSOP TSSOP SSOP TSSOP MIL-STD-883, Method 3015 At 1/8 in. 2000 V-0 1 Condition Min. -0.5 -0.5 -0.5 -65 0 - Max. 4.6 4.6 VDD + 0.5 150 70 150 39.56 20.62 45.29 62.26 - V C/W Unit V V VDC C C C C/W
Rev 1.0, November 20, 2006
Page 10 of 16
CY28410-2
Absolute Maximum Conditions
Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
DC Electrical Specifications
Parameter Description 3.3 5% Condition Min. 3.135 Max. 3.465 Unit V 3.3V Operating Voltage VDD_A, VDD_REF, VDD_PCI, VDD_3V66, VDD_48, VDD_CPU VILI2C VIHI2C VIL_FS VIH_FS VILFS_C VIMFS_C VIH FS_C VIL VIH IIL IIH VOL VOH IOZ CIN COUT LIN VXIH VXIL IDD3.3V IPD3.3V IPD3.3V Input Low Voltage Input High Voltage FS_A/FS_B Input Low Voltage FS_A/FS_B Input High Voltage FS_C Low Range FS_C Mid Range FS_C High Range Input Low Voltage Input High Voltage Input Low Leakage Current Input High Leakage Current Output Low Voltage Output High Voltage High-impedance Output Current Input Pin Capacitance Output Pin Capacitance Pin Inductance Xin High Voltage Xin Low Voltage Dynamic Supply Current Power-down Supply Current Power-down Supply Current At max load and freq per Figure 7 PD asserted, Outputs driven PD asserted, Outputs Hi-Z except internal pull-up resistors, 0 < VIN < VDD except internal pull-down resistors, 0 < VIN < VDD IOL = 1 mA IOH = -1 mA - 2.4 -10 2 3 - 0.7VDD 0 - - -
SDATA, SCLK SDATA, SCLK
- 2.2 VSS - 0.3 0.7 0 0.7 2.1 VSS - 0.5 2.0 -5
1.0 - 0.35 VDD + 0.5 0.35 1.7 VDD 0.8 VDD + 0.5 5 0.4 - 10 5 6 7 VDD 0.3VDD 550 70 2
V V V V V V V V V A A V V A pF pF nH V V mA mA mA
AC Electrical Specifications
Parameter Crystal TDC Description XIN Duty Cycle Condition The device will operate reliably with input duty cycles up to 30/70 but the REF clock duty cycle will not be within specification When XIN is driven from an external clock source Measured between 0.3VDD and 0.7VDD As an average over 1- s duration Over 150 ms Measured at crossing point VOX Measured at crossing point VOX Min. 47.5 Max. 52.5 Unit %
TPERIOD TR / TF TCCJ LACC CPU at 0.7V TDC TPERIOD
XIN Period XIN Rise and Fall Times XIN Cycle to Cycle Jitter Long-term Accuracy CPUT and CPUC Duty Cycle 100-MHz CPUT and CPUC Period
69.841 - - - 43
71.0 10.0 500 300 57
ns ns ps ppm % ns
9.997001 10.00300
Rev 1.0, November 20, 2006
Page 11 of 16
CY28410-2
AC Electrical Specifications (continued)
Parameter TPERIOD TPERIOD TPERIOD TPERIODSS TPERIODSS TPERIODSS TPERIODSS TPERIODAbs TPERIODAbs Description 133-MHz CPUT and CPUC Period 200-MHz CPUT and CPUC Period 266-MHz CPUT and CPUC Period 100-MHz CPUT and CPUC Period, SSC 133-MHz CPUT and CPUC Period, SSC 200-MHz CPUT and CPUC Period, SSC 266-MHz CPUT and CPUC Period, SSC Condition Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Min. Max. Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ps ps ps ps ps % ps ps mV mV mV V V V % ns ns 7.497751 7.502251 4.998500 5.001500 3.748875 3.751125 9.997001 10.05327 7.497751 7.539950 4.998500 5.026634 3.748875 3.769975 9.912001 10.08800 7.412751 7.587251 9.912001 10.13827 7.412751 7.624950 4.913500 5.111634 3.663875 3.854975 2.414250 2.598317 - - - - 175 - - - Math averages Figure 7 Math averages Figure 7 660 -150 250 - -0.3 See Figure 7. Measure SE Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX - 45 100 125 115 150 1100 20 125 125 850 - 550 VHIGH + 0.3 - 0.2 55
100-MHz CPUT and CPUC Absolute Measured at crossing point VOX period 133-MHz CPUT and CPUC Absolute Measured at crossing point VOX period
TPERIODSSAbs 100-MHz CPUT and CPUC Absolute Measured at crossing point VOX period, SSC TPERIODSSAbs 133-MHz CPUT and CPUC Absolute Measured at crossing point VOX period, SSC TPERIODSSAbs 200-MHz CPUT and CPUC Absolute Measured at crossing point VOX period, SSC TPERIODSSAbs 266-MHz CPUT and CPUC Absolute Measured at crossing point VOX period, SSC TPERIODSSAbs 400-MHz CPUT and CPUC Absolute Measured at crossing point VOX period, SSC TSKEW TCCJ2 TCCJ TSKEW2 T R / TF TRFM TR TF VHIGH VLOW VOX VOVS VUDS VRB SRC TDC TPERIOD TPERIODSS Any CPUT/C to CPUT/C Clock Skew, Measured at crossing point VOX SSC CPU2_ITP Cycle to Cycle Jitter CPUT/C Cycle to Cycle Jitter CPU2_ITP to CPU0 Clock Skew Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX
CPUT and CPUC Rise and Fall Times Measured from VOL = 0.175 to VOH = 0.525V Rise/Fall Matching Rise Time Variation Fall Time Variation Voltage High Voltage Low Crossing Point Voltage at 0.7V Swing Maximum Overshoot Voltage Minimum Undershoot Voltage Ring Back Voltage SRCT and SRCC Duty Cycle 100-MHz SRCT and SRCC Period 100-MHz SRCT and SRCC Period, SSC Determined as a fraction of 2*(TR - TF)/(TR + TF)
9.997001 10.00300 9.997001 10.05327
Rev 1.0, November 20, 2006
Page 12 of 16
CY28410-2
AC Electrical Specifications (continued)
Parameter TPERIODAbs Description Condition Min. Max. Unit ns ns ps ps ppm ps % ps ps mV mV mV V V V % ns ns ns ns ns ns ns ps ps % ns ns ps ppm ps % ps ps mV 100-MHz SRCT and SRCC Absolute Measured at crossing point VOX Period 10.12800 9.872001 9.872001 10.17827 - - - 175 - - - Math averages Figure 7 Math averages Figure 7 660 -150 250 - -0.3 See Figure 7. Measure SE Measurement at 1.5V Measurement at 1.5V Measurement at 1.5V Measurement at 1.5V Measurement at 1.5V Measurement at 2.4V Measurement at 0.4V Measured between 0.8V and 2.0V Measurement at 1.5V Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured from VOL = 0.175 to VOH = 0.525V Determined as a fraction of 2*(TR - TF)/(TR + TF) - 45 29.9910 250 125 300 1100 20 125 125 850 - 550 VHIGH + 0.3 - 0.2 55 30.15980
TPERIODSSAbs 100-MHz SRCT and SRCC Absolute Measured at crossing point VOX Period, SSC TSKEW TCCJ LACC T R / TF TRFM TR TF VHIGH VLOW VOX VOVS VUDS VRB PCI/PCIF TDC TPERIOD TPERIODSS TPERIODAbs SRC Skew SRCT/C Cycle to Cycle Jitter SRCT/C Long Term Accuracy Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX
SRCT and SRCC Rise and Fall Times Measured from VOL = 0.175 to VOH = 0.525V Rise/Fall Matching Rise Time Variation Fall Time Variation Voltage High Voltage Low Crossing Point Voltage at 0.7V Swing Maximum Overshoot Voltage Minimum Undershoot Voltage Ring Back Voltage PCI Duty Cycle Spread Disabled PCIF/PCI Period Spread Enabled PCIF/PCI Period, SSC Spread Disabled PCIF/PCI Period Determined as a fraction of 2*(TR - TF)/(TR + TF)
29.99100 30.00900
29.49100 30.50900 29.49100 30.65980 11.5 11.5 0.5 - - 45 - - 2.0 500 500 55
TPERIODSSAbs Spread Enabled PCIF/PCI Period, SSC THIGH TLOW T R / TF TSKEW TCCJ DOT TDC TPERIOD TPERIODAbs TCCJ LACC T R / TF TRFM TR TF VHIGH PCIF and PCI high time PCIF and PCI low time PCIF and PCI rise and fall times PCIF and PCI Cycle to Cycle Jitter DOT96T and DOT96C Duty Cycle DOT96T and DOT96C Period DOT96T and DOT96C Absolute Period DOT96T/C Cycle to Cycle Jitter DOT96T/C Long Term Accuracy DOT96T and DOT96C Rise and Fall Times Rise/Fall Matching Rise Time Variation Fall Time Variation Voltage High
Any PCI clock to Any PCI clock Skew Measurement at 1.5V
10.41354 10.41979 10.16354 10.66979 - - 175 - - - 250 100 1100 20 125 125 850
Math averages Figure 7
660
Rev 1.0, November 20, 2006
Page 13 of 16
CY28410-2
AC Electrical Specifications (continued)
Parameter VLOW VOX VOVS VUDS VRB USB TDC TPERIOD TPERIODAbs THIGH TLOW T R / TF TCCJ LACC REF TDC TPERIOD TPERIODAbs T R / TF TCCJ Voltage Low Crossing Point Voltage at 0.7V Swing Maximum Overshoot Voltage Minimum Undershoot Voltage Ring Back Voltage Duty Cycle Period Absolute Period USB high time USB low time Rise and Fall Times Cycle to Cycle Jitter USB Long Term Accuracy REF Duty Cycle REF Period REF Absolute Period REF Rise and Fall Times REF Cycle to Cycle Jitter Measurement at 1.5V Measurement at 1.5V Measurement at 1.5V Measured between 0.8V and 2.0V Measurement at 1.5V See Figure 7. Measure SE Measurement at 1.5V Measurement at 1.5V Measurement at 1.5V Measurement at 2.4V Measurement at 0.4V Measured between 0.8V and 2.0V Measurement at 1.5V Description Condition Math averages Figure 7 Min. -150 250 - -0.3 - 45 Max. - 550 VHIGH + 0.3 - 0.2 55 Unit mV mV V V V % ns ns ns ns ns ps ppm % ns ns V/ns ps ms ns ns
20.83125 20.83542 20.48125 21.18542 8.094 7.694 0.475 - - 45 69.8203 0.35 - - 10.0 0 10.036 9.836 1.4 350 100 55 69.8622 2.0 1000 1.8 - -
68.82033 70.86224
ENABLE/DISABLE and SET-UP TSTABLE Clock Stabilization from Power-up TSS TSH Stopclock Set-up Time Stopclock Hold Time
Test and Measurement Set-up
For Differential CPU, SRC and DOT96 Output Signals The following diagram shows the test load configuration for the differential CPU and SRC outputs.
CPUT SRCT D O T96T CPUC SRCC D O T96C IR E F
M e a s u re m e n t P o in t
2pF
D if f e r e n t ia l
M e a s u re m e n t P o in t
2pF
Figure 7. 0.7V Single-ended Load Configuration
Rev 1.0, November 20, 2006
Page 14 of 16
CY28410-2
For PCI Single-ended Signals and Reference
The following diagram shows the test load configurations for the single-ended PCI, USB, and REF output signals.
Measurement Point PCI/ USB
5pF
Measurement Point
5pF
Measurement Point
5pF
REF
Measurement Point
5pF
Measurement Point
5pF
Figure 8. Single-ended Load Configuration
3 .3 V s ig n a l s
T DC
-
3 .3 V
2 .4 V
1 .5 V
0 .4 V 0V
TR
TF
Figure 9. Single-ended Output Signals (for AC Parameters Measurement)
Ordering Information
Part Number Lead-free and ROHS compliant Package Type Product Flow
CY28410OXC -2 CY28410OXC -2T CY28410ZXC -2 CY28410ZXC -2T
56-pin SSOP 56-pin SSOP - Tape and Reel 56-pin TSSOP 56-pin TSSOP - Tape and Reel
Commercial, 0 to 70 C Commercial, 0 to 70 C Commercial, 0 to 70 C Commercial, 0 to 70 C
Rev 1.0, November 20, 2006
Page 15 of 16
CY28410-2
Package Drawing and Dimensions
56-lead Shrunk Small Outline Package O56
51-85062-*C
56-Lead Thin Shrunk Small Outline Package, Type II (6 mm x 12 mm) Z56
0.249[0.009]
28 1
DIMENSIONS IN MM[INCHES] MIN. MAX.
7.950[0.313] 8.255[0.325] 5.994[0.236] 6.198[0.244]
REFERENCE JEDEC MO-153 PACKAGE WEIGHT 0.42gms PART # Z5624 STANDARD PKG. ZZ5624 LEAD FREE PKG.
29
56
13.894[0.547] 14.097[0.555]
1.100[0.043] MAX.
GAUGE PLANE 0.25[0.010]
0.20[0.008]
0.851[0.033] 0.950[0.037] 0.500[0.020] BSC 0.051[0.002] 0.152[0.006] SEATING PLANE 0-8
0.508[0.020] 0.762[0.030] 0.100[0.003] 0.200[0.008]
0.170[0.006] 0.279[0.011]
While SLI has reviewed all information herein for accuracy and reliability, Spectra Linear Inc. assumes no responsibility for the use of any circuitry or for the infringement of any patents or other rights of third parties which would result from each use. This product is intended for use in normal commercial applications and is not warranted nor is it intended for use in life support, critical medical instruments, or any other application requiring extended temperature range, high reliability, or any other extraordinary environmental requirements unless pursuant to additional processing by Spectra Linear Inc., and expressed written agreement by Spectra Linear Inc. Spectra Linear Inc. reserves the right to change any circuitry or specification without notice.
Rev 1.0, November 20, 2006
Page 16 of 16

▲Up To Search▲

Price & Availability of CY28410-2

	To Download CY28410-2 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .